A new hierarchical layout vs. schematic (LVS) comparison system for layout verification has been developed. The schematic hierarchy is restructured to remove ambiguities for consistent hierarchical matching. Then the circuit hierarchy is reconstructed from the layout netlist by using a modified SubGemini algorithm recursively in bottom-up fashion. For efficiency, simple gates are found by using a fast rule-based pattern matching algorithm during preprocessing. Experimental results show that our hierarchical netlist comparison technique is effective and efficient in CPU time and in memory usage, especially when the circuit is large and hierarchically structured.
INTRODUCTION
Recently, most designs are specified at the behavioral level. They are transformed to the register transfer level (RTL), to the gate level, and then finally to the layout description. The transformation procedure is automatic and/or interactive. The final design should be completely validated before manufacturing.
One major task of chip-level verification is consistency proof between the original schematic netlist and the one extracted from the layout. This verification problem can be modeled as a graph isomorphism problem. However, no efficient (polynomial time) algorithm has been found so far. Therefore, the isomorphism test can be executed by an exponential number of comparison operations, but this is not acceptable for circuits with thousands or more number of elements.
Hence the main goal of any heuristic algorithm has been to reduce the complexity (the number of comparison operations) of the verification. A common method to achieve this objective is to partition the nodes of the two graphs into several groups with the same features. If the number of nodes in these partitions is small (possibly only one), the number of comparison operations decreases drastically and isomorphism can be tested in acceptable computing time for a large number of nodes [1] . *Corresponding author. Tel.: +82-345-400-4083, e-mail: wjkim@dslab.hanyang.ac.kr 118 W. KIM AND H. SHIN
Previous Methods
In simulation-based methods [2] , only exhaustive simulation can guarantee the functional isomorphism between the two circuits. This is prohibitively costly in most cases and the simulation result differences cannot easily locate the erroneous parts of the circuit.
Many methods reported so far are based on the refinement algorithm [3, 4] Most of the previous comparison tools perform flat-level comparisons [3, 4] . This [6] .
Hierarchical approaches have also been proposed for the circuit comparison problem [5] [6] [7] . Some methods require isomorphic hierarchies for the schematic and the layout netlists. This is not often the case, since in most cases the schematic hierarchy reflects the functional organization of the circuit, whereas the layout hierarchy is built based on its geometric structure. Spreitzer [5] approached the problem by modifying the hierarchies to make them isomorphic. Nonetheless the hierarchical methods cannot be used for all kinds of circuits. Pelz and Roettcher [6] Future works are necessary in this area. The parasitic effects, which are causing problems in UDSM designs, may be considered in future LVS [11] . Simple gates are found by using a fast rulebased pattern matching algorithm. Experimental results show that our hierarchical LVS approach is effective, especially when the circuit is large and hierarchically structured.
